Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Adaptive diode sizing techniques for reducing memory power leakage

Adaptive diode sizing techniques for reducing memory power leakage

US Patent 9922699 · Granted Mar 20, 2018

Estimated economic value: $80,950,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Clock-free serialization of asynchronous signals2025
Performing multiple bit computation and convolution in memory2025
Performing multiple bit computation and convolution in memory2025
Performing multiple bit computation and convolution in memory2025
Memory bit cell for in-memory computation2025
Power loss reduction in data storage arrays2025
Acceleration of in-memory-compute arrays2025
Acceleration of in-memory-compute arrays2025
Merged power delivery2024
Merged power delivery2024
Performing multiple bit computation and convolution in memory2024
Performing multiple bit computation and convolution in memory2024