Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dram architecture to reduce row activation circuitry power and peripheral leakage and related methods

Dram architecture to reduce row activation circuitry power and peripheral leakage and related methods

US Patent 10109342 · Granted Oct 23, 2018

Estimated economic value: $384,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

DRAM sense amplifier architecture with reduced power consumption and related met2025
Method for making a semiconductor device including threshold voltage measurement2019
Semiconductor device including threshold voltage measurement circuitry2018
Integrated circuit devices and methods2018
Integrated circuit devices and methods2017
Transistor array structure2016
Dynamic random access memory (DRAM) with low variation transistor peripheral cir2016
Integrated circuit devices and methods2016
High utilization multi-partitioned serial memory2016
Circuits and methods for measuring circuit elements in an integrated circuit dev2016
Porting a circuit design from a first semiconductor process to a second semicond2015
Hierarchical multi-bank multi-port memory organization2015