Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Chip design process for wire bond and flip-chip package

Chip design process for wire bond and flip-chip package

US Patent 6204074 · Granted Mar 20, 2001

Estimated economic value: $35,881,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Extension of fatigue life for C4 solder ball to chip connection2006
Extension of fatigue life for C4 solder ball to chip connection2006
Glitch free delay line multiplexing technique2000
Method and system for layout and schematic generation for heterogeneous arrays1999
Consolidated chip design for wire bond and flip-chip package technologies1998
Consolidated chip design for wire bond and flip-chip package technologies1998
Programmable inverter circuit used in a programmable logic cell1998
Programmable logic cell1998
Method and system for layout and schematic generation for heterogeneous arrays1998
Programmable array I/O-routing resource1997
Programmable logic cell having configurable gates and multiplexers1997
Branch isolation circuit for cascode voltage switch logic1995