Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Consolidated chip design for wire bond and flip-chip package technologies

Consolidated chip design for wire bond and flip-chip package technologies

US Patent 5844317 · Granted Dec 1, 1998

Estimated economic value: $29,316,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Chip design process for wire bond and flip-chip package2001
Chip design process for wire bond and flip-chip package2001
Glitch free delay line multiplexing technique2000
Method and system for layout and schematic generation for heterogeneous arrays1999
Programmable inverter circuit used in a programmable logic cell1998
Programmable logic cell1998
Method and system for layout and schematic generation for heterogeneous arrays1998
Programmable array I/O-routing resource1997
Programmable logic cell having configurable gates and multiplexers1997
Branch isolation circuit for cascode voltage switch logic1995