Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for layout and schematic generation for heterogeneous arrays

Method and system for layout and schematic generation for heterogeneous arrays

US Patent 5910733 · Granted Jun 8, 1999

Estimated economic value: $54,177,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for manufacturing diamond shaped chips2011
Electrostatic discharge failure avoidance through interaction between floorplann2009
Method and apparatus for manufacturing diamond shaped chips2007
Method and apparatus for performing power routing on a voltage island within an 2007
Nested voltage island architecture2006
Macro design techniques to accommodate chip level wiring and circuit placement a2006
Method to improve the control of source chemicals delivery by a carrier gas2005
Voltage island chip implementation2005
Macro design techniques to accommodate chip level wiring and circuit placement a2005
Method and apparatus for performing power routing on a voltage island within an 2005
System and method for analyzing power distribution using static timing analysis2004
Power reduction by stage in integrated circuit2004