Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Macro design techniques to accommodate chip level wiring and circuit placement across the macro

US Patent 6883155 · Granted Apr 19, 2005

Estimated economic value: $7,105,000

Assignee

Inventors

View full patent text on Google Patents →