Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Macro design techniques to accommodate chip level wiring and circuit placement across the macro

US Patent 7096436 · Granted Aug 22, 2006

Estimated economic value: $7,514,000

Assignee

Inventors

View full patent text on Google Patents →