Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for layout and schematic generation for heterogeneous arrays

Method and system for layout and schematic generation for heterogeneous arrays

US Patent 5734582 · Granted Mar 31, 1998

Estimated economic value: $13,730,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Receiver deserializer latency trim2016
Transmitter serializer latency trim2016
Off-line gain calibration in a time-interleaved analog-to-digital converter2013
Comparator offset cancellation in a successive approximation analog-to-digital c2013
Method and apparatus for manufacturing diamond shaped chips2011
Electrostatic discharge failure avoidance through interaction between floorplann2009
Method and apparatus for manufacturing diamond shaped chips2007
Method and apparatus for performing power routing on a voltage island within an 2007
Nested voltage island architecture2006
Macro design techniques to accommodate chip level wiring and circuit placement a2006
Integrated circuit having register configuration sets2005
Read channel with automatic servo track writer2005