Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Receiver deserializer latency trim

Receiver deserializer latency trim

US Patent 9473172 · Granted Oct 18, 2016

Estimated economic value: $3,531,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatus and related method to synchronize operation of serial repeater2022
Transmitter serializer latency trim2016
Transmitter serializer latency trim2016
Transmitter serializer latency trim2016
Multi-protocol driver slew rate calibration system for calibration slew rate con2014
Clock feathered slew rate control system2014
Off-line gain calibration in a time-interleaved analog-to-digital converter2013
Multi-use physical architecture2013
Leakage tolerant delay locked loop circuit device2013
Comparator offset cancellation in a successive approximation analog-to-digital c2013
Strobe offset in bidirectional memory strobe configurations2013
Leakage tolerant phase locked loop circuit device2013