Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for synthesizing and optimizing control logic based on SRCMOS logic array macros

Method and apparatus for synthesizing and optimizing control logic based on SRCMOS logic array macros

US Patent 6131182 · Granted Oct 10, 2000

Estimated economic value: $63,451,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Intelligent insect trap and monitoring system2025
Executing a composite scalar-vector VLIW instruction having a repeat field2024
Method and apparatus for optimizing energy and water used for cooling livestock2024
Device integration using carrier wafer2024
Low-drag, high-efficiency microchannel polymer heat exchangers2024
Photovoltaic cell form ultra-small IOT device with multi-level voltage output2024
Current consumption controller2024
Enhanced low precision binary floating-point formatting2023
Parallel technique for computing problem functions in solving optimal power flow2023
Sparse systolic array design2023
Reusing an operand received from a first-in-first-out (FIFO) buffer according to2023
Cryptographic side channel resistance using permutation networks2022