Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Staggered bitline precharge scheme

Staggered bitline precharge scheme

US Patent 6023435 · Granted Feb 8, 2000

Estimated economic value: $24,190,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configurage data setup/hold timing circuit with user programmable delay2005
Address counter test mode for memory device2004
Single ended simplex dual port memory cell2004
Distributed test architecture for multiport RAMs or other circuitry2004
Method, architecture and circuit for controlling and/or operating an oscillator2003
Data packet transmission scheduling2003
Fifo bus-sizing, bus-matching datapath architecture2003
Fifo bus-sizing, bus-matching datapath architecture2003
Clocking scheme for independently reading and writing multiple width words from 2003
Circuits, architectures, and methods for generating a periodic signal in a memor2002
Low voltage differential amplifier with high voltage protection2002
Bitline/dataline short scheme to improve fall-through timing in a multi-port mem2002