Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for assembling an integrated circuit chip package having an underfill material between a chip and a substrate

Method for assembling an integrated circuit chip package having an underfill material between a chip and a substrate

US Patent 6015722 · Granted Jan 18, 2000

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Epithelializing microporous biomaterial for use in avascular environments and in2025
Method and apparatus for a collaborative interaction network2009
Interconnect module with reduced power distribution impedance2005
Interconnect module with reduced power distribution impedance2005
Electronic chip package2003
Solder ball connections and assembly process2003
Dimensionally stable core for use in high density chip packages and a method of 2002
Dimensionally stable core for use in high density chip packages and a method of 2002
Substrate with die area having same CTE as IC2001
Method for minimizing warp in the production of electronic assemblies2001
Constraining ring for use in electronic packaging2001
Constraining ring for use in electronic packaging2001