Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High density integrated circuit packaging with chip stacking and via interconnections

High density integrated circuit packaging with chip stacking and via interconnections

US Patent 6002177 · Granted Dec 14, 1999

Estimated economic value: $24,869,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated interposer solutions for 2D and 3D IC packaging2022
Circuit card attachment for enhanced robustness of thermal performance2022
Integrated circuits protected by substrates with cavities, and methods of manufa2021
Thermal interface adhesion for transfer molded electronic components2021
Using in situ capacitance measurements to monitor the stability of interface mat2021
Chip package for two-phase cooling and assembly process thereof2020
Embedded graphite heat spreader for 3DIC2020
Thermal interface adhesion for transfer molded electronic components2020
Microelectronic components with features wrapping around protrusions of conducti2019
Method and structures for heat dissipating interposers2019
Integrated circuits protected by substrates with cavities, and methods of manufa2019
Interposers with electrically conductive features having different porosities2019