{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Input/output buffer supporting multiple I/O standards", "item": "https://www.patentleaderboard.com/patent/5958026"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Input/output buffer supporting multiple I/O standards

Input/output buffer supporting multiple I/O standards

US Patent 5958026 · Granted Sep 28, 1999

Estimated economic value: $36,363,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuits and methods for detecting decreases in a supply voltage in an integrate2025
Methods of implementing and modeling interconnect lines at optional boundaries i2011
Programmable logic block having reduced output delay during RAM write processes 2010
Dynamic reconfiguration of a system monitor (DRPORT)2009
Apparatus and method for reconfiguring a programmable logic device2009
Methods of providing a family of related integrated circuits of different sizes2009
Method and apparatus for providing frequency synthesis and phase alignment in an2009
Yield-enhancing methods of providing a family of scaled integrated circuits2009
Circuit for and method of generating a delay in an input/output port of an integ2008
Method and apparatus for a programmable level translator2008
Methods of implementing and modeling interconnect lines at optional boundaries i2008
Methods of providing families of integrated circuits with similar dies partially2008