Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit for and method of generating a delay in an input/output port of an integrated circuit device

Circuit for and method of generating a delay in an input/output port of an integrated circuit device

US Patent 7468616 · Granted Dec 23, 2008

Estimated economic value: $9,020,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuits and methods for detecting decreases in a supply voltage in an integrate2025
Method and apparatus for an automated input/output buffer information specificat2013
Method and apparatus for a process, voltage, and temperature variation tolerant 2011
Programmable logic block having reduced output delay during RAM write processes 2010
Method and apparatus for testing a controlled impedance buffer2010
Apparatus and method for reconfiguring a programmable logic device2009
Method and apparatus for a programmable level translator2008
Method and apparatus for a programmable level translator2008
Interconnect driver circuits for dynamic logic2008
Programmable logic block with dedicated and selectable lookup table outputs coup2008
Data monitoring for single event upset in a programmable logic device2007
Methods and structures of providing modular integrated circuits2007