Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable logic block having reduced output delay during RAM write processes when programmed to function in RAM mode

Programmable logic block having reduced output delay during RAM write processes when programmed to function in RAM mode

US Patent 7804719 · Granted Sep 28, 2010

Estimated economic value: $11,885,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuits and methods for detecting decreases in a supply voltage in an integrate2025
Method of reducing power of a circuit2010
Method for simulation of negative bias and temperature instability2009
Estimating LUT power usage2009
Process monitor vehicle2009
Apparatus and method for reconfiguring a programmable logic device2009
Lookup table with relatively balanced delays2008
Circuit for and method of generating a delay in an input/output port of an integ2008
Method and apparatus for a programmable level translator2008
Integrated circuit including a multiplexer circuit2008
Circuits and methods of implementing flip-flops in dual-output lookup tables2008
Interconnect driver circuits for dynamic logic2008