Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for implementing a branch target buffer in CISC processor

Method and apparatus for implementing a branch target buffer in CISC processor

US Patent 5903751 · Granted May 11, 1999

Estimated economic value: $87,534,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for multicasting data2025
Techniques for LIF placement in san storage cluster synchronous disaster recover2025
Cache memory with per-sector cache residency controls2025
Method and system for design and engineering LED fiber rollout2024
Apparatuses and methods for a processor architecture2024
Methods and systems for distributed reforming of hydrocarbon fuels for enhanced 2024
Methods for ensuring correctness of file system analytics and devices thereof2024
Hybrid allocation of data lines in a streaming cache memory2024
Techniques for interleaving textures2023
Techniques for LIF placement in SAN storage cluster synchronous disaster recover2023
Out of order memory request tracking structure and technique2023
Device, method and system for providing a stacked arrangement of integrated circ2023