{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Self-testable digital integrator", "item": "https://www.patentleaderboard.com/patent/5313469"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self-testable digital integrator

Self-testable digital integrator

US Patent 5313469 · Granted May 17, 1994

Estimated economic value: $68,245,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scan synchronous-write-through testing architectures for a memory device2025
Conducting built-in self-test of memory macro2025
Scan architecture for interconnect testing in 3D integrated circuits2025
Authentication based on physically unclonable functions2025
Physical unclonable function (PUF) security key generation2025
PUF method and structure2024
Memory address protection circuit including an error detection circuit and metho2024
System and method for conducting built-in self-test of memory macro2024
Scan architecture for interconnect testing in 3D integrated circuits2024
Physical unclonable function (PUF) security key generation2023
Conducting built-in self-test of memory macro2023
Universal compactor architecture for testing circuits2023