Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scan architecture for interconnect testing in 3D integrated circuits

Scan architecture for interconnect testing in 3D integrated circuits

US Patent 12385973 · Granted Aug 12, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scan synchronous-write-through testing architectures for a memory device2025
Device with self-authentication2025
System and method for ESL modeling of machine learning2025
System and method for ESL modeling of machine learning2025
Method of testing an integrated circuit and testing system2025
Method of testing an integrated circuit and testing system2025
Conducting built-in self-test of memory macro2025
Conducting built-in self-test of memory macro2025
Input coupler component, optical display system and electronics apparatus2025
Authentication based on physically unclonable functions2025
Network-on-chip system and a method of generating the same2025
Network-on-chip system and a method of generating the same2025