Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamic RAM with on-chip ECC and optimized bit and word redundancy

Dynamic RAM with on-chip ECC and optimized bit and word redundancy

US Patent 5134616 · Granted Jul 28, 1992

Estimated economic value: $10,995,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

On-chip reliability monitor and method2025
Interface level-shifter dual-rail memory architecture2025
Transforming a logical netlist into a hierarchical parasitic netlist2024
Load adjusted populations of integrated circuit decoupling capacitors2024
Non-fighting level shifters2024
Memory instance reconfiguration using super leaf cells2023
Through-board power control arrangements for integrated circuit devices2023
Clock frequency adjustment for workload changes in integrated circuit devices2021
Writing multiple levels in a phase change memory2021
Predictive voltage transient reduction in integrated circuits2021
Integrated circuit power domains segregated among power supply phases2021
Providing transposable access to a synapse array using a recursive array layout2021