Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › At-speed transition fault testing for a multi-port and multi-clock memory

At-speed transition fault testing for a multi-port and multi-clock memory

US Patent 12437825 · Granted Oct 7, 2025

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Enhanced accuracy of bit line reading for an in-memory compute operation by acco2025
Enhanced accuracy of bit line reading for an in-memory compute operation by acco2025
Enhanced accuracy of bit line reading for an in-memory compute operation by acco2025
Enhanced accuracy of bit line reading for an in-memory compute operation by acco2025
Enhanced accuracy of bit line reading for an in-memory compute operation by acco2025
Bit line read current mirroring circuit for an in-memory compute operation where2025
Bit line read current mirroring circuit for an in-memory compute operation where2025
Bit line read current mirroring circuit for an in-memory compute operation where2025
Bit line read current mirroring circuit for an in-memory compute operation where2025
Bit line read current mirroring circuit for an in-memory compute operation where2025
In-memory computation circuit using static random access memory (SRAM) array seg2025
In-memory computation circuit using static random access memory (SRAM) array seg2025