Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Stacked memory chip solution with reduced package inputs/outputs (I/Os)

Stacked memory chip solution with reduced package inputs/outputs (I/Os)

US Patent 12340863 · Granted Jun 24, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

On-package die-to-die (D2D) interconnect for memory using universal chiplet inte2025
Page offlining based on fault-aware prediction of imminent memory error2025
Perfect row hammer tracking with multiple count increments2025
Per bank refresh hazard avoidance for large scale memory2025
Failover for pooled memory2025
Distribution of error checking and correction (ECC) bits to allocate ECC bits fo2025
Adaptive internal error scrubbing and error handling2025
Method and apparatus for memory chip row hammer threat backpressure signal and h2025
Logic die in a multi-chip package having a configurable physical interface to on2025
Buffer that supports burst transfers having parallel CRC and data transmissions2025
Double fetch for long burst length memory data transfer2025
System, apparatus and methods for power communications according to a CXL power 2025