Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Logic die in a multi-chip package having a configurable physical interface to on-package memory

Logic die in a multi-chip package having a configurable physical interface to on-package memory

US Patent 12347818 · Granted Jul 1, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

On-package die-to-die (D2D) interconnect for memory using universal chiplet inte2025
Retimers to extend a die-to-die interconnect2025
Die-to-die interconnect protocol layer2025
Standard interfaces for die to die (D2D) interconnect stacks2025
Valid signal for latency sensitive die-to-die (D2D) interconnects2025
Page offlining based on fault-aware prediction of imminent memory error2025
Perfect row hammer tracking with multiple count increments2025
Apparatus, system and method of restricted target wake time (TWT) service period2025
Link initialization training and bring up for die-to-die interconnect2025
Per bank refresh hazard avoidance for large scale memory2025
Mobile-terminated packet transmission2025
Adaptive internal error scrubbing and error handling2025