Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Skip level vias in metallization layers for integrated circuit devices

Skip level vias in metallization layers for integrated circuit devices

US Patent 12288746 · Granted Apr 29, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Double-sided integrated circuit transistor structures with depopulated bottom ch2025
On-package die-to-die (D2D) interconnect for memory using universal chiplet inte2025
Vertically spaced intra-level interconnect line metallization for integrated cir2025
Epitaxial source/drain back-side device contact structures with wrap around meta2025
Retimers to extend a die-to-die interconnect2025
Die-to-die interconnect protocol layer2025
Microelectronic assemblies with communication networks2025
Microelectronic assemblies with communication networks2025
Microelectronic assemblies with communication networks2025
Packaging architecture with intermediate routing layers2025
Packaging architecture with intermediate routing layers2025
Packaging architecture with intermediate routing layers2025