Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Independent plane architecture in a memory device

Independent plane architecture in a memory device

US Patent 12271592 · Granted Apr 8, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device producing metadata characterizing applied read voltage level with 2025
Multiple current quantization values for peak power management2025
Multiple current quantization values for peak power management2025
Charge loss compensation during read operations in a memory device2025
Dual data channel peak power management2025
Preemptively warning host of background folding2025
Corrective reads implementing incremental reads with respect to adjacent wordlin2025
Programming operation using cache register release in a memory sub-system2025
Generating virtual blocks using partial good blocks2025
Modified read counter incrementing scheme in a memory sub-system2025
Low power management for sleep mode operation of a memory device2025
Low power management for sleep mode operation of a memory device2025