Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Selective bit line clamping control for an in-memory compute operation where simultaneous access is made to plural rows of a static random access memory (SRAM)

Selective bit line clamping control for an in-memory compute operation where simultaneous access is made to plural rows of a static random access memory (SRAM)

US Patent 12237007 · Granted Feb 25, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Enhanced accuracy of bit line reading for an in-memory compute operation by acco2025
Enhanced accuracy of bit line reading for an in-memory compute operation by acco2025
Enhanced accuracy of bit line reading for an in-memory compute operation by acco2025
Enhanced accuracy of bit line reading for an in-memory compute operation by acco2025
Enhanced accuracy of bit line reading for an in-memory compute operation by acco2025
Bit line read current mirroring circuit for an in-memory compute operation where2025
Bit line read current mirroring circuit for an in-memory compute operation where2025
Bit line read current mirroring circuit for an in-memory compute operation where2025
Bit line read current mirroring circuit for an in-memory compute operation where2025
Bit line read current mirroring circuit for an in-memory compute operation where2025
At-speed transition fault testing for a multi-port and multi-clock memory2025
At-speed transition fault testing for a multi-port and multi-clock memory2025