Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Adaptive bit line overdrive control for an in-memory compute operation where simultaneous access is made to plural rows of a static random access memory (SRAM)

Adaptive bit line overdrive control for an in-memory compute operation where simultaneous access is made to plural rows of a static random access memory (SRAM)

US Patent 11984151 · Granted May 14, 2024

Estimated economic value: $23,579,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Enhanced accuracy of bit line reading for an in-memory compute operation by acco2025
Enhanced accuracy of bit line reading for an in-memory compute operation by acco2025
Enhanced accuracy of bit line reading for an in-memory compute operation by acco2025
Enhanced accuracy of bit line reading for an in-memory compute operation by acco2025
Enhanced accuracy of bit line reading for an in-memory compute operation by acco2025
Bit line read current mirroring circuit for an in-memory compute operation where2025
Bit line read current mirroring circuit for an in-memory compute operation where2025
Bit line read current mirroring circuit for an in-memory compute operation where2025
Bit line read current mirroring circuit for an in-memory compute operation where2025
Bit line read current mirroring circuit for an in-memory compute operation where2025
At-speed transition fault testing for a multi-port and multi-clock memory2025
At-speed transition fault testing for a multi-port and multi-clock memory2025