Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Top gate recessed channel CMOS thin film transistor in the back end of line and methods of fabrication

Top gate recessed channel CMOS thin film transistor in the back end of line and methods of fabrication

US Patent 11929320 · Granted Mar 12, 2024

Estimated economic value: $37,196,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nanowire transistor fabrication with hardmask layers2025
Package architecture of photonic system with vertically stacked dies having plan2025
Gate-all-around integrated circuit structures having underlying dopant-diffusion2025
Source or drain structures with relatively high germanium content2025
Source or drain structures with relatively high germanium content2025
Integrated circuit devices with angled transistors formed based on angled wafers2025
Integrated circuit structures having ultra-high conductivity global routing2025
Conductive contacts wrapped around epitaxial source or drain regions2025
Staircase-based metal-insulator-metal (MIM) capacitors2025
Reduced contact resistivity with PMOS germanium and silicon doped with boron gat2025
Reduced contact resistivity with PMOS germanium and silicon doped with boron gat2025
Co-deposition of titanium and silicon for improved silicon germanium source and 2025