Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Co-integrated logic, electrostatic discharge, and well contact devices on a substrate

Co-integrated logic, electrostatic discharge, and well contact devices on a substrate

US Patent 11894361 · Granted Feb 6, 2024

Estimated economic value: $12,408,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Direct backside self-aligned contact2025
Support dielectric fin to prevent gate flop-over in nanosheet transistors2025
Stacked transistors having self aligned backside contact with backside replaceme2025
Double patterned microcooler having alternating fin widths2025
Self-aligned contact (SAC) in nanosheet transistors2025
Interconnect structure including patterned metal lines2025
Stacked FETS with contact placeholder structures2025
Enhanced linerless vias2025
Enhanced linerless vias2025
Forksheet transistor with dual depth late cell boundary cut2025
Liner-less via contact2025
Liner-less via contact2025