Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-addressing mode for DMA and non-sequential read and write patterns

Multi-addressing mode for DMA and non-sequential read and write patterns

US Patent 11669464 · Granted Jun 6, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Tiled compute and programmable logic array2025
Multiple partitions in a data processing array2025
Multiple partitions in a data processing array2025
Multiple partitions in a data processing array2025
Multiple partitions in a data processing array2025
Data processing array interface having interface tiles with multiple direct memo2024
Data processing array interface having interface tiles with multiple direct memo2024
Data processing array interface having interface tiles with multiple direct memo2024
Device with data processing engine array that enables partial reconfiguration2024
Device with data processing engine array that enables partial reconfiguration2024
Device with data processing engine array that enables partial reconfiguration2024
Device with data processing engine array that enables partial reconfiguration2024