Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Tiled compute and programmable logic array

Tiled compute and programmable logic array

US Patent 12505068 · Granted Dec 23, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods to extend NoC interconnect across multiple dice in 3D2025
Redundancy scheme for activating circuitry on a base die of a 3D stacked device2025
Adaptive integrated programmable device platform2025
Adaptive integrated programmable device platform2025
Adding soft logic to flush a pipeline and reduce current ramp2025
Data processing array interface having interface tiles with multiple direct memo2024
Yield recovery scheme for memory2024
Device with data processing engine array that enables partial reconfiguration2024
Device with data processing engine array that enables partial reconfiguration2024
System and method for secure deconstruction sensor in a heterogeneous integratio2024
Multiple overlays for use with a data processing array2024
Multi-die integrated circuit with data processing engine array2024