Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory plane structure for ultra-low read latency applications in non-volatile memories

Memory plane structure for ultra-low read latency applications in non-volatile memories

US Patent 11081192 · Granted Aug 3, 2021

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Program verify word line ramping delay for lower current consumption mode2025
Non-volatile memory with lower current program-verify2025
Non-volatile memory with loop dependant ramp-up rate2025
Noise filter2025
Method for producing frame structure2025
Three-dimensional memory device including a bit-line-bias vertical transistor bl2025
Magnetic sensor device2025
Scanning mirror and manufacturing method for scanning mirror2025
Magnetic particle imaging device2025
Semiconductor wafer configured for single touch-down testing2025
Sense amplifier architecture providing reduced program verification time2025
Data latch programming algorithm for multi-bit-per-cell memory devices2025