Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduced static random access memory (SRAM) device foot print through controlled bottom source/drain placement

Reduced static random access memory (SRAM) device foot print through controlled bottom source/drain placement

US Patent 10832975 · Granted Nov 10, 2020

Estimated economic value: $848,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Backside self aligned skip via2025
Stacked field effect transistor2025
Different dimensions across active region for stronger via to backside power rai2025
Early backside first power delivery network2025
Source/drain contact at tight cell boundary2025
Subtractive source drain contact for stacked devices2025
Stacked FET with extremely small cell height2025
Non-overlapping gate conductors for GAA transistors2025
Interconnect structures with vias having vertical and horizontal sections2025
Wrap around metal via structure2025
Vertical field effect transistor with minimal contact to gate erosion2025
Cross bar vertical FETs2025