Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Patterned gate dielectrics for III-V-based CMOS circuits

Patterned gate dielectrics for III-V-based CMOS circuits

US Patent 10553584 · Granted Feb 4, 2020

Estimated economic value: $2,135,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dielectric tuning of negative capacitance in dual channel field effect transisto2025
Solid-state switch2025
Gate induced drain leakage reduction in FinFETs2025
Metal hard mask integration for active device structures2025
Redundant bottom pad and sacrificial via contact for process induced RRAM formin2025
Top contact on resistive random access memory2025
Vertical transport field effect transistors having different threshold voltages 2025
Gate stack quality for gate-all-around field-effect transistors2025
Process-induced forming of oxide RRAM2025
Nanosheet device with T-shaped dual inner spacer2025
Piezoelectric memory2025
Decoupling capacitor inside gate cut trench2025