Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated metal layer aware optimization of integrated circuit designs

Integrated metal layer aware optimization of integrated circuit designs

US Patent 10360341 · Granted Jul 23, 2019

Estimated economic value: $21,637,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Library design and co-optimization with a circuit design2025
Physically aware logic synthesis of integrated circuit designs2014
Optimization of combinational logic synthesis through clock latency scheduling2009
Placement method for integrated circuit design using topo-clustering2005
Flip-chip integrated circuit routing to I/O devices2004
Method for accurate and efficient updates of timing information logic synthesis,2002
Placement method for integrated circuit design using topo-clustering2002
System and method for concurrent buffer insertion and placement of logic gates2002
Method for design optimization using logical and physical information2001
Flip-chip integrated circuit routing to I/O devices2001
Method for logic optimization for improving timing and congestion during placeme2001
Semiconductor die metal layout for flip chip packaging2000