Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for logic optimization for improving timing and congestion during placement in integrated circuit design

Method for logic optimization for improving timing and congestion during placement in integrated circuit design

US Patent 6192508 · Granted Feb 20, 2001

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Determining a density of through-silicon vias in integrated circuits2025
Automatic channel identification of high-bandwidth memory channels for auto-rout2024
Automatic channel identification of high-bandwidth memory channels for auto-rout2023
Methodology using Fin-FET transistors2021
Methodology using Fin-FET transistors2020
Testing integrated circuits during split fabrication2019
Integrated metal layer aware optimization of integrated circuit designs2019
Magnetic shift register2018
Bitcell wth magnetic switching elements2016
Photonics-optimized processor system2016
Nonvolatile magnetic logic device2016
3DIC memory chips including computational logic-in-memory for performing acceler2016