Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor die metal layout for flip chip packaging

Semiconductor die metal layout for flip chip packaging

US Patent 6118180 · Granted Sep 12, 2000

Estimated economic value: $14,671,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated metal layer aware optimization of integrated circuit designs2019
Semiconductor device and manufacturing method thereof2018
Flip-chip integrated circuit routing to I/O devices2004
Flip-chip integrated circuit routing to I/O devices2004
Six-to-one signal/power ratio bump and trace pattern for flip chip design2003
Flip chip trace library generator2003
Integrated circuit design incorporating a power mesh2002
I/O device layout during integrated circuit design2002
Hexagonal arrangements of bump pads in flip-chip integrated circuits2001
Method and apparatus for netlist filtering and cell placement2001
Flip-chip integrated circuit routing to I/O devices2001
Flip-chip integrated circuit routing to I/O devices2001