Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › I/O device layout during integrated circuit design

I/O device layout during integrated circuit design

US Patent 6457157 · Granted Sep 24, 2002

Estimated economic value: $5,445,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Storage virtual machine relocation2025
Semiconductor device and manufacturing method thereof2018
Flip-chip integrated circuit routing to I/O devices2004
Six-to-one signal/power ratio bump and trace pattern for flip chip design2003
Flip chip trace library generator2003
Integrated circuit design incorporating a power mesh2002
Hexagonal arrangements of bump pads in flip-chip integrated circuits2001
Method and apparatus for netlist filtering and cell placement2001
Method and apparatus for netlist filtering and cell placement2001
Flip-chip integrated circuit routing to I/O devices2001
Semiconductor die metal layout for flip chip packaging2000
Method for I/O device layout during integrated circuit design2000