Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for I/O device layout during integrated circuit design

Method for I/O device layout during integrated circuit design

US Patent 6057169 · Granted May 2, 2000

Estimated economic value: $46,503,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Storage virtual machine relocation2025
Semiconductor device and manufacturing method thereof2018
Flip-chip integrated circuit routing to I/O devices2004
Six-to-one signal/power ratio bump and trace pattern for flip chip design2003
Flip chip trace library generator2003
Integrated circuit design incorporating a power mesh2002
I/O device layout during integrated circuit design2002
I/O device layout during integrated circuit design2002
Hexagonal arrangements of bump pads in flip-chip integrated circuits2001
Method and apparatus for netlist filtering and cell placement2001
Method and apparatus for netlist filtering and cell placement2001
Flip-chip integrated circuit routing to I/O devices2001