Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimization of combinational logic synthesis through clock latency scheduling

Optimization of combinational logic synthesis through clock latency scheduling

US Patent 7559040 · Granted Jul 7, 2009

Estimated economic value: $26,573,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Library design and co-optimization with a circuit design2025
Using information flow for security aware design and analysis2025
Software and hardware emulation system2020
Integrated metal layer aware optimization of integrated circuit designs2019
Transfer station for transferring bristle filaments2019
Static analysis of computer code to determine impact of change to a code compone2017
Network stochastic cross-layer optimization for meeting traffic flow availabilit2017
Parallelized network traffic flow availability simulation using stochastic proce2017
Tufting tool and brush making machine2017
Prioritization of tests of computer program code2017
Policy evaluation based upon dynamic observation, static analysis and code chang2016
Optimizing allocation of flash memory to file groups2015