Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Chip package assembly with enhanced interconnects and method for fabricating the same

Chip package assembly with enhanced interconnects and method for fabricating the same

US Patent 10319606 · Granted Jun 11, 2019

Estimated economic value: $30,895,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Frame for coupling of a thermal management device to a printed circuit board2025
Heat spreader for a semiconductor package2025
Chip package with near-die integrated passive device2024
Integrated circuit (IC) structure protection scheme2024
Thermal pads between stacked semiconductor dies and associated systems and metho2024
Fanout integration for stacked silicon package assembly2024
Fanout integration for stacked silicon package assembly2024
Universal interposer for a semiconductor package2024
Interwafer connection structure for coupling wafers in a wafer stack2024
Methods of manufacturing stacked semiconductor die assemblies with high efficien2023
Heterogeneous integration module comprising thermal management apparatus2023
Semiconductor device assembly with through-mold cooling channel formed in encaps2023