{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Semiconductor fin isolation by a well trapping fin portion", "item": "https://www.patentleaderboard.com/patent/10242980"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor fin isolation by a well trapping fin portion

Semiconductor fin isolation by a well trapping fin portion

US Patent 10242980 · Granted Mar 26, 2019

Estimated economic value: $2,148,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reduced capacitance between power via bar and gates2025
Dielectric tuning of negative capacitance in dual channel field effect transisto2025
Backside self aligned skip via2025
Source/drain contact at tight cell boundary2025
Subtractive source drain contact for stacked devices2025
In-situ low temperature dielectric deposition and selective trim of phase change2025
Wrap around metal via structure2025
Vertical transport field effect transistor (VTFET) with backside wraparound cont2025
Vertically stacked FET with strained channel2025
Wraparound contact with reduced distance to channel2025
Nanowire source/drain formation for nanosheet device2025
Method and structure of forming independent contact for staggered CFET2025