Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and structures for mitigating ESD during wafer bonding

Methods and structures for mitigating ESD during wafer bonding

US Patent 10236263 · Granted Mar 19, 2019

Estimated economic value: $18,879,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Photonic wafer communication systems and related packages2025
Angle polishing systems and methods for multi-ferrule optical connectors2025
Packaging stacked substrates and an integrated circuit die using a lid and a sti2025
Interstitial recessed cantilever latch mechanism for fiber optic and electrical 2024
Modular cable management device2024
Extendable cable enclosure2024
Photonic wafer communication systems and related packages2024
Single-board computer cartridge2023
Single-station splicing unit and method2023
Stacked semiconductor die assemblies with multiple thermal paths and associated 2023
Angle polishing systems and methods for multi-ferrule optical connectors2022
Packaging assemblies for optical fiber applications2022