Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Packaging stacked substrates and an integrated circuit die using a lid and a stiffening structure

Packaging stacked substrates and an integrated circuit die using a lid and a stiffening structure

US Patent 12199003 · Granted Jan 14, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Heat sink configuration for multi-chip module2023
IC chip package with dummy solder structure under corner, and related method2023
Stacked semiconductor die assemblies with multiple thermal paths and associated 2023
Decoupling capacitor integrated in system on chip (SOC) device2022
Enabling of functional logic in IC using thermal sequence enabling test2022
Heat sink design for flip chip ball grid array2022
IC chip package with dummy solder structure under corner, and related method2021
Package system having laterally offset and ovelapping chip packages2021
3D IC package with RDL interposer and related method2021
Metal-insulator-metal capacitors including nanofibers2021
Dual bond pad structure for photonics2021
Dual bond pad structure for photonics2020