Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of forming a semiconductor device with a gate contact positioned above the active region

Methods of forming a semiconductor device with a gate contact positioned above the active region

US Patent 10204994 · Granted Feb 12, 2019

Estimated economic value: $47,992,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stitching to enable dense interconnect arrangements2025
Power rail between fins of a transistor structure2025
Inverted top-tier FET for multi-tier gate-on-gate 3-dimension integration (3Di)2025
Gate-all-around integrated circuit structures having germanium-diffused nanoribb2025
TSV and backside power distribution structure2025
Wraparound contact with reduced distance to channel2025
Nanowire source/drain formation for nanosheet device2025
Local enlarged via-to-backside power rail2025
Skip-level TSV with hybrid dielectric scheme for backside power delivery2025
Dual structured buried rail2025
Method and structure of forming independent contact for staggered CFET2025
Strain generation and anchoring in gate-all-around field effect transistors2025