| 11899588 |
Systems, methods, and devices for discarding inactive intermediate render targets |
Anshujit Sharma, Sushant Kondguli, Zhenhong Liu, Wilson Wai Lun Fung, Arun Radhakrishnan |
2024-02-13 |
| 10459725 |
Execution of load instructions in a processor |
Harit Modi |
2019-10-29 |
| 9529712 |
Techniques for balancing accesses to memory having different memory types |
Brian Kelleher, Emmett M. Kilgariff |
2016-12-27 |
| 6976125 |
Method and apparatus for predicting hot spots in cache memories |
Sudarshan Kadambi, Vijay Balakrishnan |
2005-12-13 |
| 6954846 |
MICROPROCESSOR AND METHOD FOR GIVING EACH THREAD EXCLUSIVE ACCESS TO ONE REGISTER FILE IN A MULTI-THREADING MODE AND FOR GIVING AN ACTIVE THREAD ACCESS TO MULTIPLE REGISTER FILES IN A SINGLE THREAD MODE |
Daniel Leibholz |
2005-10-11 |
| 6948032 |
Method and apparatus for reducing the effects of hot spots in cache memories |
Sudarshan Kadambi, Vijay Balakrishnan |
2005-09-20 |
| 6934830 |
Method and apparatus for reducing register file access times in pipelined processors |
Sudarshan Kadambi, Adam R. Talcott |
2005-08-23 |
| 6725338 |
Method and apparatus for preventing cache pollution in microprocessors with speculative address loads |
Christopher Gomez |
2004-04-20 |
| 5692146 |
Method of implementing fast 486TM microprocessor compatible string operations |
Narendra Sankar, Mario Nemirovsky |
1997-11-25 |
