Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for preventing cache pollution in microprocessors with speculative address loads

Method and apparatus for preventing cache pollution in microprocessors with speculative address loads

US Patent 6725338 · Granted Apr 20, 2004

Estimated economic value: $14,768,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems, methods, and devices for discarding inactive intermediate render target2024
Execution of load instructions in a processor2019
Techniques for balancing accesses to memory having different memory types2016
Method and apparatus for predicting hot spots in cache memories2005
MICROPROCESSOR AND METHOD FOR GIVING EACH THREAD EXCLUSIVE ACCESS TO ONE REGISTE2005
Method and apparatus for reducing the effects of hot spots in cache memories2005
Method and apparatus for reducing register file access times in pipelined proces2005
Method of implementing fast 486TM microprocessor compatible string operations1997