{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Oracle", "item": "https://www.patentleaderboard.com/company/oracle"}, {"@type": "ListItem", "position": 3, "name": "Josephus C. Ebergen", "item": "https://www.patentleaderboard.com/inventor/fl:jo_ln:ebergen-2"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
JE

Josephus C. Ebergen — 28 Patents

Oracle: 28 patents #251 of 14,854Top 2%
San Francisco, CA: #1,193 of 26,999 inventorsTop 5%
California: #19,067 of 386,348 inventorsTop 5%
Overall (All Time): #134,628 of 4,157,543Top 4%
28 Patents All Time
Josephus C. Ebergen has been granted 28 US patents while listed as an inventor at Oracle. The first was granted in 2002 and the most recent in November 2019. Josephus C. Ebergen ranks #134,628 of 4,157,543 US inventors in our database (top 3.2%). Patent records list Josephus C. Ebergen in San Francisco, CA, US.

Patents per Year

Patents granted per year, 2002 to 2019Bar chart with a peak of 5 patents in 2019.peak 52002: 4 patents20022003: 1 patents2004: 3 patents20042005: 3 patents2006: 1 patents20062007: 1 patents2008: 1 patents20082010: 1 patents2011: 2 patents20112012: 1 patents2015: 3 patents20152016: 1 patents2017: 1 patents20172019: 5 patents2019

Issued Patents All Time

Showing 1–25 of 28 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
10467139 Fault-tolerant cache coherence over a lossy network Paul N. Loewenstein, Damien Walker, Priyambada Mitra, Ali Vahidsafa, Matthew Cohen +1 more 2019-11-05 $29,756,000
10452547 Fault-tolerant cache coherence over a lossy network Paul N. Loewenstein, Damien Walker, Priyambada Mitra, Ali Vahidsafa, Matthew Cohen +1 more 2019-10-22 $26,553,000
10423389 Methods for constructing lookup tables for division and square-root implementations Dmitry Nadezhin, Christopher H. Olson 2019-09-24 $50,646,000
10353670 Floating point unit with support for variable length numbers Jeffrey S. Brooks, Christopher H. Olson, Hesam Fathi Moghadam 2019-07-16 $48,801,000
10289386 Iterative division with reduced latency Christopher H. Olson, Dmitry Nadehzin, David Lawrence Rager, Austin Lee 2019-05-14 $42,179,000
9747073 Floating point unit with support for variable length numbers Jeffrey S. Brooks, Christopher H. Olson, Hesam Fathi Moghadam 2017-08-29 $64,435,000
9298421 Performing quotient selection for a carry-save division operation Navaneeth P. Jamadagni, Ivan E. Sutherland 2016-03-29 $48,137,000
9218157 Performing a division operation using a split division circuit Navaneeth P. Jamadagni, Ivan E. Sutherland 2015-12-22 $53,052,000
8977663 Converting binary values into binary-coded-centimal values Austin Lee 2015-03-10 $56,985,000
8930582 Method and apparatus for regulating communications between multiple transmitters and receivers Danny Cohen 2015-01-06 $48,753,000
8222924 Asynchronous FIFO circuit for long-distance on-chip communication William S. Coates, Robert J. Drost 2012-07-17 $31,820,000
8027425 Asynchronous loadable down counter Adam Megacz 2011-09-27 $46,932,000
7890826 Method and apparatus for test of asynchronous pipelines Ishwardutt Parulkar, Ilyas Elkin 2011-02-15 $29,890,000
7660842 Method and apparatus for performing a carry-save division operation Ivan E. Sutherland, Danny Cohen 2010-02-09
7417993 Apparatus and method for high-throughput asynchronous communication Ivan E. Sutherland, Robert J. Drost 2008-08-26 $6,819,000
7256628 Speed-matching control method and circuit Robert J. Drost, William S. Coates 2007-08-14 $7,912,000
7139786 Method and apparatus for efficiently performing a square root operation 2006-11-21 $11,488,000
6954772 Method and apparatus for performing modular division Sheueling Chang Shantz 2005-10-11 $11,288,000
6917957 Method and apparatus for performing modular division using counters Sheueling Chang Shantz 2005-07-12 $6,609,000
6892278 Method and apparatus for efficiently implementing a last-in first-out buffer 2005-05-10 $6,949,000
6772243 Apparatus and method for generating a partial fullness indicator signal in a FIFO Ian W. Jones 2004-08-03 $7,308,000
6707317 Method and apparatus for asynchronously controlling domino logic gates Ivan E. Sutherland, Jon Lexau, Jonathan Gainsley 2004-03-16 $19,736,000
6700825 Implementation of a multi-dimensional, low latency, first-in first-out (FIFO) buffer 2004-03-02 $11,550,000
6629301 Determining transistor widths using the theory of logical effort Ivan E. Sutherland 2003-09-30 $8,190,000
6486709 Distributing data to multiple destinations within an asynchronous circuit Ivan E. Sutherland 2002-11-26 $20,094,000