{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Implementation of a multi-dimensional, low latency, first-in first-out (FIFO) buffer", "item": "https://www.patentleaderboard.com/patent/6700825"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Implementation of a multi-dimensional, low latency, first-in first-out (FIFO) buffer

Implementation of a multi-dimensional, low latency, first-in first-out (FIFO) buffer

US Patent 6700825 · Granted Mar 2, 2004

Estimated economic value: $11,550,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fault-tolerant cache coherence over a lossy network2019
Fault-tolerant cache coherence over a lossy network2019
Methods for constructing lookup tables for division and square-root implementati2019
Floating point unit with support for variable length numbers2019
Iterative division with reduced latency2019
Floating point unit with support for variable length numbers2017
Performing quotient selection for a carry-save division operation2016
Performing a division operation using a split division circuit2015
Converting binary values into binary-coded-centimal values2015
Method and apparatus for regulating communications between multiple transmitters2015
Asynchronous FIFO circuit for long-distance on-chip communication2012
Asynchronous loadable down counter2011