| 11501809 |
Contention-adapted read-write pulse generation circuitry |
Bikas Maiti |
2022-11-15 |
| 11005461 |
Level shift latch circuitry |
Andy Wangkun Chen, Sai Sriharsha Manapragada, Yicong Li, Yew Keong Chong, Bikas Maiti +1 more |
2021-05-11 |
| 10861575 |
Memory with a controllable I/O functional unit |
Rajiv Kumar Sisodia, Renu Rawat, Paul Darren Hoxey, Vikash, Kumaraswamy Ramanathan +1 more |
2020-12-08 |
| 10839934 |
Redundancy circuitry for memory application |
Rahul Mathur, Andy Wangkun Chen, Gaurang Prabhakar Narvekar, Yew Keong Chong, Bikas Maiti +1 more |
2020-11-17 |
| 10460822 |
Memory with a controllable I/O functional unit |
Rajiv Kumar Sisodia, Renu Rawat, Paul Darren Hoxey, Vikash, Kumaraswamy Ramanathan +1 more |
2019-10-29 |
| 10008260 |
Clock generation circuitry for memory applications |
Bikas Maiti, Rahul Mathur |
2018-06-26 |
| 9620200 |
Retention voltages for integrated circuits |
Gus Yeung, Martin Jay Kinkade, Rahul Mathur, Bal S. Sandhu, George McNeil Lattimore |
2017-04-11 |
| 9147451 |
Memory device and method of controlling leakage current within such a memory device |
Yew Keong Chong, Hsin-Yu Chen |
2015-09-29 |
| 8988954 |
Memory device and method of performing a read operation within such a memory device |
Yew Keong Chong |
2015-03-24 |